There is often confusion about the interaction between IC-level component ESD protection and the appropriately required system-level ESD protection strategy.
Robust ESD protection does not ensure that IC designs are protected from unintended EOS effects. This article identifies areas of risk in some ESD design methods.
