Challenges of Designing System-level ESD Protection at the IC Level, Part 2
It is a common misconception that designing an IC for system-level ESD requirements simply requires an increase in the capability of the ESD cells, which are already present for safe handling ESD requirements, like Human Body Model (HBM).
