Introduction
Let’s use the basic tools and spectrum analyzer setup I described in the last two months and use them to characterize an actual embedded processor board based on the Arduino design. I’ll be using an “OSEPP Bluetooth” board, but you can use anything on hand or similar (Figure 1). The schematic and board layout are available in Reference 1. While most Arduino-based boards use linear regulators, I chose this board from my collection because it includes a DC-DC converter and uses a two-layer design with obvious EMC issues.
Characterization
This is a great board to evaluate and characterize for EMC issues. It is a two-layer board with ground fill but no solid return planes. It also includes an onboard DC-DC boost converter with a three-terminal 3.3V linear regulator. The processor is an ATMEGA328P with an external 16 MHz crystal clock. There is no other circuitry on the board other than the Bluetooth module, which we won’t be evaluating.
Let’s make some near field probe measurements; first on the DC-DC converter. This is easy to identify because of the large 22µH inductor at the bottom of the board. We’ll non-invasively couple to the inductor (Reference 2), which is connected to the MAX1676 boost converter. Figure 3 shows the resulting frequency domain plot. Placing the spectrum analyzer in Max Hold mode, we can see a lot of switching energy extending out to 200 MHz. You’ll notice that for each plot, I record the system noise floor (yellow trace). I also placed markers at some of the resonant peaks, which we may use in possible future analyses.
In addition, probing around the processor (Figure 4) reveals a lot of 16 MHz harmonic energy along with the broadband energy from the DC-DC converter (Figure 5).
Note that to confirm these narrow band harmonics are indeed 16 MHz, I have placed markers 3 and 4 on adjacent peaks. Subtracting the two frequencies confirms this.
Now, let’s clamp our current probe around the DC power input cable (Figure 6). I’ve inserted some “bubble wrap” around the power cable to help isolate it from the metal case of the probe. Here, we observe very strong broadband switching noise with a 16 MHz peak (Figure 7).
Now that we’ve characterized the high-frequency currents traveling along the power cord, how about measuring the harmonic energy of a wire connected to the system ground return? This would represent an I/O cable, such as a USB, attached to the board (Figure 8).
Using a standard paper clip pushed into the “Gnd” socket and connecting a short clip lead, I measured the emissions in Figure 9. Note that we still see the broadband emissions from the DC-DC converter, as well as several 16 MHz harmonics from the processor clock.
Note the interesting broad peak at 128 MHz. This is a half-wave resonance due to the combined length of the power cord, circuit board length, and attached wire. These physical resonances can reduce the margin or even throw you over the limit if not mitigated.
Mitigation Solutions
Let’s find out why this board is so noisy! Looking at the top and bottom layers reveals the main issue, and that is no solid return plane (Figure 10).
Ground fill is a fairly common technique when laying out PC boards, and one of the main reasons is that it conserves the etching chemicals and/or prevents board warpage. However, for EMC reasons, ground fill is debatable as to usefulness and can actually lead to “high-frequency traces crossing gaps” (Reference 3). In the case where we lack a solid return plane, this issue is compounded by the multiple possible couplings between top and bottom layer routing.
Digital signals are not the result of electron flow through circuit traces but are propagated via electromagnetic waves between the circuit trace and the nearest other metal. Because we lack a solid ground return plane, these EM waves must be “trapped” between two pieces of metal at all times to propagate the signal energy from point A to point B. However, without an adjacent and solid return plane, the signal energy in the EM wave will couple to all other traces they pass by. Please refer to my PC board design series starting with Reference 4.
It’s possible to re-lay out this board with the top layer as mainly routed power and signals and then use a semi-solid return plane for the bottom layer with minimal non-critical signal routing. You’d need to be careful to avoid high-frequency traces crossing gaps in this return plane.
Many of my clients have already invested their design in a two-layer board, only to learn at the last minute that it may never pass EMC requirements. So, often, I’ll suggest keeping the current layout but simply adding two additional ground return planes as layers 2 and 3, which should be bonded together (along with all ground fill) with stitching vias in a grid pattern. Today, the cost differential between two- and four-layer boards is insignificant, so this is often the most cost-effective solution. The suggested stack-up is shown in Figure 11.
Summary
In this exercise, I’ve purposely selected a board design with known design issues to show the basic process I use for characterizing a circuit board using some basic EMC probes. I suspect that adding the two solid ground return planes would resolve most of the emissions and immunity problems.
There are other design issues that would preclude me from using this particular board in a “real” product. For example, it lacks power input filtering as well as filtering or ESD protection on the I/O pins. I’d also change the I/O connectors to include optional I/O cable shields.
In future articles, we’ll be characterizing a more complex embedded computer with USB, Ethernet and HDMI ports, along with multiple DC-DC converters.
References
- OSEPP Bluetooth module design information
- Wyatt, “Characterize DC-DC converter EMI with near-field probes,” EDN.
- Wyatt, “Gaps in return planes – yes or no?” EDN.
- Wyatt, “Design PCBs for {low} EMI, Part 1: How signals move,” EDN.
