Mathew Yerian-French

Mathew Yerian-French is an electrical engineer specializing in EMC design and diagnostic testing. He received his B.S.E in Electrical Engineering from Grand Valley State University. He focuses on preventing EMC issues through design reviews and early EMC pre-compliance testing and diagnostics. Mat participates in the industrial collaboration with GVSU at the EMC Center.

From This Author

EMC Concepts Explained

Impact of Decoupling Capacitors and Trace Length on Conducted Emissions in a CMOS Inverter Circuit

The authors evaluate the impact of capacitors and trace length on conducted emissions.

Columns

Impact of Decoupling Capacitors and Trace Length on Radiated Emissions in a CMOS Inverter Circuit

This article evaluates the impact of decoupling capacitors and trace length on radiated emissions.

Columns

Impact of a Decoupling Capacitor and Trace Length on Signal Integrity in a CMOS Inverter Circuit

This article describes a laboratory experiment that shows the impact of the decoupling capacitors and a PCB trace length on the signal integrity in a CMOS inverter circuit.

Digital Sponsors

Become a Sponsor

Mathew Yerian-French

From This Author

Digital Sponsors

What's New

FCC Crackdown: Huawei and ZTE Face Ban on Certifying U.S. Wireless Gear

Practical Engineering: Creepage Distance of an Optocoupler

Solar Storm Brings Northern Lights to U.S.

Wurth Electronics Midcom Establishing a New Headquarters

TDK RF Solutions Wins Silver IGUS Vector Award for 2024