Statistical Sampling Comes to ESD Testing How can we provide a quantitative measure of ESD robustness but control the rising test times while preventing major overstress and wear out from thousands of ESD strikes per IC?
